##// END OF EJS Templates
Versión inicial de los bloques de comunicación para el módulo de procesamiento.
Versión inicial de los bloques de comunicación para el módulo de procesamiento.

File last commit:

r127:128
r219:220
Show More
processingEngine.csv
19 lines | 1.6 KiB | text/csv | TextLexer
Partlist exported from /home/aras/proyectos/gen_acq/trunk/eagle/processingEngine/processingEngine.sch at 23/09/14 16:16Partlist exported from /home/aras/proyectos/gen_acq/trunk/eagle/processingEngine/processingEngine.sch at 23/09/14 16:16Qty,Digikey#,Digikey $,Mouser#,Mouser $,Manf#,Manf,Device,Value,Description,
1,,,,,,,ADC,ADC,,
2,1276-1039-1-ND, 0.12,,,CL21B474KBFNNNE,Samsung,C-SMDC0805_CERAMIC_50V_10%,0.47u,CAPACITOR, European symbol,
11,1276-1248-1-ND, 0.14,,,CL21A475KBQNNNE,Samsung,C-SMDC0805_CERAMIC_50V_10%,4.7u,CAPACITOR, European symbol,
6,1276-2402-1-ND, 0.20,,,CL21A106KPCLQNC,Samsung,C-SMDC0805_CERAMIC_50V_10%,10u,CAPACITOR, European symbol,
1,P15446CT-ND, 1.87,,,EEH-ZA1J100P,Panasonic,CPOL-EUD,10u,POLARIZED CAPACITOR, European symbol,
1,706-1048-ND, 9.06,,,IS62WV51216BLL-55TLI,ISSI,IS62WV51216BLL-55T,,512k x 16 low voltage, ultra low power CMOS static RAM,
1,LM3674MF-1.2/NOPBCT-ND,C???,,,LM3674MF-1.2/NOPB,Texas Instruments,LM3674,LM3674-1.2,,
1,,,,,,,CON_HEADER_PRG_XILINX_JTAG6,JTAG_PROG,6-pin Xilinx JTAG programming header,
1,513-1668-1-ND, 1.44,,,UP1B-2R2-R,Eaton Bussmann,L_UP1B,2.2u,Power Inductor,
5,RHM10KCGCT-ND, 0.10,,,MCR03ERTJ103,Rohm Semiconductor,R-SMDR0603_1/10W_1%,10k,RESISTOR, SMD, American symbol,
1,,,,,,,MA04-1,PWR,PIN HEADER,
1,,,,,,,MA03-1,sync,PIN HEADER,
1,,,,,,,PTR1TP08R,PTR1TP08R,TEST PIN,
1,122-1748-ND, 19.82,,,XC6SLX9-3TQG144I,Xilinx Inc,6SLX9TQG144,,Xilinx FPGA: 6SLX9TQG144,
1,,,,,,,RBP-B-V23,RBP-B-V23,,
1,A97593-ND, 2.93,,,5-1814400-1,TE Connectivity,BU-SMA-H,BU-SMA-H,FEMALE SMA CONNECTOR,
,***Total Price***, 38.60,,,,,,,,
,***Unit Price***, 38.60,,,,,,,,