##// END OF EJS Templates
Show More
Commit message Age Author Refs
r69:fb9738563361
Clock Master TINY FPGA BX version 2.0
jllanosjro
0
r68:ac764162d519
Adding comments to the code. Cleaning code
jllanosjro
0
r67:e70a75e9882a
Fixing Reading bug. The PPS_DIV registers did not have a default value for reading process. When the address to read is out of range sends a vector of 0.
jllanosjro
0
r66:4b6f0487d6d3
Pulse_generator.v Fixed Bug. The state transition logic infere a latch when the pps rising edge is read- The statament only has a IF. ELSE statement was added to solve the bug
jllanosjro
0
r65:98a3b599dffb
Merge branch 'develop' of http://jro-dev.igp.gob.pe/rhodecode/ClockMasterFPGA into develop
Victor Vasquez
0
r64:503199ac0c39
lalala
Victor Vasquez
0
r63:f714dfedc605
Adding blinkin LED
jllanosjro
0
r62:6e8a54a87e98
power on reset. reset signal for uart components
Victor Vasquez
0
r61:9e9132367075
Changes in thunderbolt.v to fix handling of stuffing bytes. New testbench added to test fixes of stuffing.
Victor Vasquez
0
r60:d32e06f5d446
Merge branch 'develop_vvasquez' into develop
Victor Vasquez
0
< 1 2 3 4 5 6 7 >

CLOCK MANAGER USER GUIDE

inside components i_wr (write = 1) [6:0]i_addr [7:0]i_data [7:0]o_data

instantiation w_din w_dout

error code : 8'hCC